mirror of
https://github.com/void-linux/void-packages.git
synced 2025-07-30 01:12:58 +02:00
yosys: update to 0.22.
This commit is contained in:
parent
e22fb884c2
commit
e8b17d31ea
2 changed files with 5 additions and 26 deletions
|
@ -1,21 +0,0 @@
|
||||||
From: Ruben Undheim <ruben.undheim@gmail.com>
|
|
||||||
Date: Fri, 27 Jul 2018 18:46:13 +0000
|
|
||||||
Subject: Fix adding of sys.path in yosys-smtbmc
|
|
||||||
|
|
||||||
---
|
|
||||||
backends/smt2/Makefile.inc | 2 +-
|
|
||||||
1 file changed, 1 insertion(+), 1 deletion(-)
|
|
||||||
|
|
||||||
diff --git backends/smt2/Makefile.inc backends/smt2/Makefile.inc
|
|
||||||
index 92941d4..2c0b7c6 100644
|
|
||||||
--- a/backends/smt2/Makefile.inc
|
|
||||||
+++ b/backends/smt2/Makefile.inc
|
|
||||||
@@ -22,7 +22,7 @@ else
|
|
||||||
TARGETS += yosys-smtbmc
|
|
||||||
|
|
||||||
yosys-smtbmc: backends/smt2/smtbmc.py
|
|
||||||
- $(P) sed 's|##yosys-sys-path##|sys.path += [os.path.dirname(os.path.realpath(__file__)) + p for p in ["/share/python3", "/../share/yosys/python3"]]|;' < $< > $@.new
|
|
||||||
+ $(P) sed 's|##yosys-sys-path##|sys.path += ["/usr/share/yosys"]|;' < $< > $@.new
|
|
||||||
$(Q) chmod +x $@.new
|
|
||||||
$(Q) mv $@.new $@
|
|
||||||
endif
|
|
|
@ -2,20 +2,20 @@
|
||||||
pkgname=yosys
|
pkgname=yosys
|
||||||
# Remember to correct _gitrev on updating
|
# Remember to correct _gitrev on updating
|
||||||
_gitrev=1979e0b
|
_gitrev=1979e0b
|
||||||
version=0.9
|
version=0.22
|
||||||
revision=3
|
revision=1
|
||||||
wrksrc=${pkgname}-${pkgname}-${version}
|
wrksrc="yosys-yosys-${version}"
|
||||||
build_style=gnu-makefile
|
build_style=gnu-makefile
|
||||||
make_use_env=yes
|
make_use_env=yes
|
||||||
hostmakedepends="python3 bison flex pkg-config tcl"
|
hostmakedepends="python3 bison flex pkg-config tcl"
|
||||||
makedepends="tcl-devel readline-devel libffi-devel"
|
makedepends="tcl-devel readline-devel libffi-devel zlib-devel"
|
||||||
depends="graphviz xdot berkeley-abc"
|
depends="graphviz xdot berkeley-abc"
|
||||||
short_desc="Verilog RTL Synthesis Suite"
|
short_desc="Verilog RTL Synthesis Suite"
|
||||||
maintainer="Jasper Chan <jasperchan515@gmail.com>"
|
maintainer="Jasper Chan <jasperchan515@gmail.com>"
|
||||||
license="ISC, MIT"
|
license="ISC, MIT"
|
||||||
homepage="http://www.clifford.at/yosys/about.html"
|
homepage="http://www.clifford.at/yosys/about.html"
|
||||||
distfiles="https://github.com/cliffordwolf/yosys/archive/yosys-${version}.tar.gz"
|
distfiles="https://github.com/cliffordwolf/yosys/archive/yosys-${version}.tar.gz"
|
||||||
checksum=f2e31371f9cf1b36cb4f57b23fd6eb849adc7d935dcf49f3c905aa5136382c2f
|
checksum=2a0c29b6f66b3ee70316dd734eceb14f452445a83ccac600b97100ffd7c7a7aa
|
||||||
|
|
||||||
post_patch() {
|
post_patch() {
|
||||||
vsed -i -e 's,-I[$](PREFIX)/include,,' \
|
vsed -i -e 's,-I[$](PREFIX)/include,,' \
|
||||||
|
|
Loading…
Add table
Reference in a new issue